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Abstract
A surface photvoltago method for sthdying the slow oxide
charge trapping in Mos structures is descibed.The sensitivity
and accuracy of the method is considered.
The advantage of the method is two fold.It is an optical
method which allows us to study the trapping process under con-
stant gate voltage.The alkaline ions in the oxide is hence stat-
ionary and the experimentai result is not affccted by the ionic
motion in the oxide layor.Secondly, it is a chopping method which
allows error caused by equipment noise and drift to be minimized.
Long term drift drift in Mos devices can be studied conveniently.
Experimentally, it wasfount that the trapping process had
a logartjmic time dopemdence.The process is temperature and
bias insenitive.The trap lovol in the oxide is believed to be
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I• Introduction
The insulated-gate field effect transistor structure
was proposed as a solid state amplifier in 1926, some twenty
years before the discovery of bipolar devices, by Lillienfield
in the United States and later in 1935 hy Heil in England,
However it is ony relatively recently that the principle has
been developed into a reliable electronic device. This slow
rate of development reflects the complexity of the electronic
technologies associated with the semiconductor surfaces and
semiconductor-insulator interfaces.
The surface properties and interface properties of
semiconductors have been investigated extensively during the
last two decades. It was found that the successful fabrication
of reliable MIS devices required (i) reproducible control of
surface states (ii) stability of device parameters under operational
conditions.. J The work described here is concerned with the
trapping instability, a particular type of instability in MOS
devices- In this chapter, the basic interface charges which
have pertinent effects on the electrical properties of MOS
structure will be described. The origins and types of instabilities
in MOS structure will also be considered.
Fig. 1-1 shows the semiconductor-oxide interface of a
practical MOS structure. In this structure, it was found that
three types of charges were pertinent to the electrical properties





Pigl.I Charges in the vicinity of the semliconductor
-insulator interface.
states, (b) charges captured by energy states in the oxide
near the semiconductor-oxide interface, (c) ions in the oxide.
The energy states at the semiconductor-oxide interface
are called fast surface states. They are in intimate electrical
contact with the semiconductor. Exchange of charges between
these states and the semiconductor space charge layer
occurrs -typically with time constants;
i
less than o.l sec.|The energij;levels in the oxide layer are
called oxide traps. Iohargetransfer between these states
and the semiconductor is difficult. The carriers either
have to surmount the high potential barrier presented by the
large energy gap of the oxide or to tunnel through the barrier.
Such charge transfer processes usually occur at rates
with time constants typically of the order of seconds or more.
For MIS devices employing silicon -dioxide as the gate insulator,
gate contamination by alkaline ions is often found i.
The relatively high diffusion coefficient of alkaline ions
in silicon-dioxide permits the ions to move in the oxide
layer. At room temperature, the diffusion coefficient is
small and the ions may be considered fairly stationary in
the oxide under normal biasing conditions. At higher temperatures
the diffusion coefficient becomes large and the ions drift
significantly when bias is applied to the gate.
The use of silicon for many commercial semiconductor
devices has produced a wealth of technology concerned with
the preparation of clean, passivated silicon surfaces. By
properly producing a thermally grown silicon-dioxide layer
over the silicon surface, the density of fast surface states
can be greatly reduced (10 cm e?). Its effect
on device characteristics is now less troublesome.
Because of the large, time constant of the oxide traps
and the slow movement of ions in the oxide layer, a long time
will be elapsed before a new equilibrium condition is established
when the MOS device is subjected to gate voltage variations.
This slow response effect results in a long term drift or
instability in MOS devices. The oxide trapping instability
being an intrinsic property of the oxide is of fundamental
interest. It is the object of this project to study the
characteristics of the trapping instability. In order to have a
better understanding of the two types of instabilities (i.e.
the ion drift instability and the trapping instability
an experimental method can be designed to separate their
effects. The nature of both types of instabilities will be
reviewed in chapter 2. An optical method which can study
the effects of slow trapping without affected by ion motion
will be considered in Chapter 3
II. Instabilities in MPS devices
2.+1 Introduction
Instabilities or Ions term drifts have been observed in
MOS devices. These appeared as shifts of C-V curves along
the bias axis under the influence of an applied bias voltage
or drift in MOS transistor drain current when subjected to a
step gate voltage. Two types of instabilities are of
fundamental importance in MOS devices, They are the ion drift
instability and the slow trapping instability In this
chapter, the characteristics and effects of these instabilities
vill be discussed. The available methods of studying these
instabilities will be described. The techniques which may be
I
used to separate the effects of insulator trapping from ion
motion will be considered.
2.2 Ion drift instability
The ion drift instability is characterized by a negative
shift in flatband voltage during the application of positive bias
at elevated temperature r or a slow rising edge (undershoot)
in MOS transistor drain current when responding to a step gate
voltage y+ The characteristics and origin of such drift have
been studied fay Snow et al• In their investigation
alkaline ions such as sodium and lithium were found to have
high mobilities in silicon-dioxide. For samples contain±nated
with ha or Li ions at the metal-oxide interface, a positive N.
bias voltage at the gate would sweep these ions to the oxide-
semiconductor interface. This resulted in an increase in
positive charge in the oxide layer near the oxide-semiconductor
interface. As a consequence, negative charges vere induced in
the semiconductor space charge layer. The surface of a p-type
substrate would thus become more inverted, while the surface
of an n-type substrate would become more accumulated. Therefore
the effect of ion drift will in general increase the magnitude
of the surface potential. The increase of negative charge
i
in the semiconductor space charge layer implies a more negative
gate voltage is required to produce the same capacitance prior
to the drift. Thus the effect of positive gate bias results in
a negative parallel shift of C-V curves along the voltage axis.
At room temperature, the rate of ions swept to the oxide-
semiconductor interface is small. The drift continued for
hours before steady state occurred. At elevated temperatures,
the drift rate is high, steady state may be reached in a few
minutes. Snow et al have studied the rate of ion accumulation
at the oxide-semiconductor interface as a function of time,
temperature and applied voltage. They found both experimentally
and theoretically that the ionic charges Q' in the vicinity of
the semiconductor-oxide interface increased linearly with the
square root of time during the initial period of drift (Fig. 2.1)
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Fig,2,1 Dependence of the ion charge density near the
interface on time and temperature.After Snow et
al (4).
more rapidly at higher temperatures but the value of Q' at
saturation was the same for all temperatures. The temperature
dependence of the drift was found to be exponential The
relationship for both the time dependence and temperature
dependence of the drift process bjorethe
could be expressed as
where a is a constant., The voltage dependence of the drift was
found difficult to be analysed. HoweveY it was concluded that
in general the drift rate increased with positive gate voltage.
It has been reported by Kerr et al that the effectsn
of ion drift could be reduced by incorporating a phosphosilicate
glass layer on the surface of the oxide. Kofstein, however
found that phosphorus stabilization merely reduced the rate of
drift but the ultimate remained unchanged. Therefore the
only satisfactory soltuion to the ion drift problem was to
maintain a high standard of cleanliness throughout the processing.
Under controlled conditions, it was found possible to reduce
active positive ion contamination to the low 10 cm range
23 Slow trapping instability
The slow trapping instability is characterized by a
positive shift in flatband voltage during applied positive
bias, a negative shift in flatband voltage under negative bias,
and a decay of MOSFET drain current under applied step gate
voltage.
Many investigators have studied the mechanism by which
charge is transferred between the semiconductor and the insulator
traps.. Depending on whether the transfer process was found to
be temperature dependent or not, thermal emission across the
interfacial barrier, or quantum- mechanical tunnelling through
the barrier was assumed D. In our experiments, the
trapping process was found to be temperature independent; therefore
charge transfer mechanism should be tunnelling in our case.
The quantum mechanical tunnelling process has been studied
by Heiman and Warfield y Based on the tunnelling model,
they have found that the capture cross-section of an insulator trap
locating at a distance x from the interface was reduced by an
exponential factor e°x (Fig. 2.2) as viewed by a carrier at
the interface, i.e.
Ocx)~ oco) exp (-cu)
where the constant— Aj2mjvdepends on the height of the
barrier and the effective mass of the electron m.
The time constant of a trap is inversely proportional
to its capture cross-section. Therefore
T(X)- T(O) exp(otx;
with a harrier height of 4 eV, m= n= free electron mass
, e e
o(= 2xiOecm~'




Pis 2.2 Potential barrier used to calculate the capture
cross section of toraps at a distance X from the
interface.
The maximum time constant is Tmax.= T(°) X 10
Thus the tunnelling mechanism explains the large time constant
of the trapping process.
Heiman and Warfield have also shown that the number of
insulator traps filled at a distance xM from the interface in
a measurement time T was given by
where was the Fermi function given by
and g(x, E) was the pseudo-Fermi function defined by Heiman and
Warfield and which might be interpreted as the probability that
a trap of energy at x would have its thermal equilibrium
occupancy~
wh ere
Because of the abrupt transition of the g function at x=xq 3
the g function may be approximated by
Essentially those traps at x x will not be filled in the
measurement time T• while those at xxw, will have their
equilibrium occupancy. The value of x thus can be considered
as the maximum distance to which traps can be filled in the
measurement time T.
Similarly a distance x can be defined as the maximum
distance to which traps can be emptied during the measurement
time T 9_
m~ a c Ttr, y V-th( ps+ n,))
We should note that in general x% x even for T= Tm. the
number of traps that are filled during a measurement time T of
increasing bias is different from the number of traps that are
emptied in an equal period of time T of decreasing bias.
This causes hysteresis to appear in the C-V curve as shown in
Fig 2.Zf (for x x_). In addition, since both x and x
depend on n,p, pn, ru, the amount of hysteresis is also a
function of the voltage range swept.
Experimental Techniques for measuring insulator instabilities
The bias-stress capacitance-voltage method is the
most often used method for studying insulator instabilities.
In this method, a KOS capacitor is biased under a certain voltage
and temperature for a given time. Then the capacitor is allowed
to cool down to room temperature with bias on, and a capacitance
voltage curve is taken. The shift in the C-V curve AT along
the voltage axis when compared with the C-V curve prior to
bias-temperature stress will give us the change in insulator
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Fig. 2.3 Pseudo-Fermi function in the variable x.
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Fig. 2.4 Hysteresis in C-V curve arising from oxide
traps. After Heiman and Warfield (3).
The shift in C-V curves is then studied as a function of the
bias-temperature duration time. The variation in oxide charge
aG, ;ith time can hence be obtained. However, we should note
that this method measures the total variation in insulator
charge near the interface and is irrespective of the origin
of such charge variation. In other words, the variation in
oxide charge due to ionic motion and due to trapping are
measured, and effects of individual type of instability are
not separable. In such circumstance, it is impossible to draw
conclusions on the characteristics of individual instability
by bias-temperature stress capacitance-voltage measurement
unless one type of instability completely overwhelmed the other0
This is the case of Snow et al's study of the ion drift
instability and .Sequin and Baldinger's study of the trapping
instability. In Snou)et al's investigation of the icn drift
phenomena, they contaminated the sample arbitarily by rinsing
it in sodium chloride solution. With such high contamination
level, the drift effect of sodium ions completely dominated the
instability characteristics. The effect of trapping was
negligible. The situation is similar in Sequin and Baldinger's
study of the slow trapping instability. They increased the
density of the oxide traps arbitrarily by irradiating the MOS
transistor sample with Co j rays. For well controlled,
low sodium ion contaiminated samples, the drift effect in MOS
transistors could be considered as caused by traps only. For
practical devices, however, the effects of the two types of
instabilities may be comparable. The bias-temperature stress
capacitance-voltageATill yield the combined effects of both
types of instabilities. Since the aim of this project is to
study the characteristics of the trapping instability of
practical r-iOS devices, the bias-temperature stress capacitance-
voltage method is considered not suitable for our project.
Instead a surface photovoltage method was used and it will be
discussed in the next chapter.
2.5 Conclusion
To design a method for studying the trapping instability
with results independent of ion drift effects, the following
points should be noted:
(I) If the oxide field is kept constant during the measurement,
the ion distribution in the oxide will remain stationary.
The ions in the oxide hence only appear as a time-independent
constant charge and have no effect on our measurement.
(2) Any variation in the oxide charge 0 near the oxide-
semiconductor interface will induce a charge in the space-
charge layer. Since the surface space charge density 0
is an unique function of the surface potential vg.
A measure of the variation of the surface potential will
I give us information of the trapping instability.
(3) If oxide field is to be kept constant during the
measurement, the gate bias voltage cannot be varied
significantly. This implies that electrical means for
perturbating the space charge layer is not appropriate
and other methods of measurement should be considered.
In the next chapter, a surface-photovoltage method for
studying the trapping instability-' is considered. This
method utilizes the above mentioned ideas and is able to
separate the effectsof ions and traps.
Ill. The Surface-photovoltage (SPV) Method
3 1 Introduction
The effect of surface-photovoltage was first studied by
Garrett and Brattain. Their investigations were made at
low injection levels. The information they obtained about the
semiconductor surface was little unless it vas augmented with
other types of measurements such as the field effect to establish
the density of minority carrier injection. Johnson extended
the theory of Garrett and Brattain to large signal surface-
photo voltages so that a vider range of injection levels could
be studied. Johnson's study showed that the surface photovoltage
vas insensitive to fast surface states.
Since then, several workers have used the measurements
of surface-photovoltage to study the surface properties of
semiconductors. Yamagiski studied the saturation surface-
photovoltage on MOS bapacitors Lagowski et al undertook
surface-photovoltage measurements on direct excitation in CdS
and recently Lam and Rhoderick v used surface-photovoltage
measurements to study Si-SiO interface properties.
In this chapter, a surface-photovoltage technique for
studying the trapping process will be discussed. It will be
shown that for extrinsic silicon samples with reasonable doping
the surface potential v can be expressed as an explicit
function of the surface-photovoltage SPIT. This relationship
allows us to determine the surface potential v from surface-
photovoltage measurements. The calculated is then applied
to evaluate the trapped charge density, In the measurements,
tlie oxide field is kept practically constant, the ions in the
oxide layer then remaining stationary. This allows us to study
the trapping effect without being affected by the ions, in the
oxide layer.
3.2 Experimental method
The sample was first biased under constant gate voltage
for sufficiently long time (usually overnight) so that the
traps in the oxide were in.thermal equilibrium with the semiconductor
space charge region (Fig. 3.1a)• Then light of energy larger
than the bandgap of the semiconductor was applied to the sample.
This resulted in the generation of excess electron-hole pairs
in the semiconductor and caused the electron and hole Fermi levels
to split. The situation at the moment when light was switched
on is shown in Fig. 3.1(b). It is apparent that illumination
established a non-equilibrium condition between the semiconductor
space charge layer and the trap levels. As a result, the trap
levels would exchange carriers with the two bands to establish
a new equilibrium condition. A slow variation, in the trapped
charge density near the oxide-semiconductor interface would then
result.
The variations in oxide charge 0 would induce a variations
gig 3.1(a) Occupation of traps under thermal equilibrium.
Traps up to a few kT unit below the fermi level
are totally filled.
gig 3.1(b) Condition of the surface at the moment when
light is turned on.
The traps are not in equilibrium with both bands.
Light off Light on
A decaying amplitude caused by
trapping effect
t=0 time
Fi 5.2 Sampling the surface potential by a.c.
surface-photovoltage
in the semiconductor space-charge density Qsc• Since vg
is an unique function of Q, the measurement of the variations
of the surface potential v after the onset
of the light injection would give us information about the time
variation of the trapped charge density. In practice,
the variation in surface potential due to trapping effect is small,
the oxide field under constant gate bias can be regarded as
constant. In this experiment, the detection of surface potential
variation was done by surface photovoltage method. It will be
shown in the next sections that the surface-photovoltage is a
sensitive function of vg and is capable of measuring small
variations in oxide charge. To reduce the effect of unwanted
noise and drifts at low level measurements, phase sensitive
detector system and chopped light source were used. The a.c-
surface-photovoltage was then used to sample the surface potential
at any time and the time dependent amplitude of the a.c.
surface-photovoltage would give us the information of the
trapping process
3.3 Theory of the method
3.3I The semiconductor surface space charge layer under
equilibrium
Fig- 3-3 shows the energy diagram of a n-type semiconductor-
oxide interface in equilibrium. The equation governing the
electrical properties of the space charge region is the Poisson
EFM
METAL INSULATOR SMI CONDUCTOR
Energy band diagram for an MIS structure
with n-type substrate
equation. In equilibrium Poisson equation can be written as
Condition of charge neutrality in the bulk requires
For non-degenerate semiconductors
With the help of equations (3.2) (33) and {34) PoissonSequation
can be written as
where L is the extrinsic Debye length
Solution of the Poisson equation results in an electric field
in the semiconductor
Here the upper sign referred to positive potential v and the lower
sign referred to negative potential v. Application of Gauss Law









3.3.2 The semiconductor surface space charge layer under
illumination
If the semiconductor space charge layer is illuminated by
light of energy larger than the semiconductor bandgap, excess
hole-electron pairs will be created. The semiconductor space
charge layer is no longer under equilibrium. If we assume
uniform generation of carriers throughout the space-charge
region and if the carrier diffusion length is large compared with
the space-charge layer and also the surface recombination is
small the positions of the quasi-Fermi levels for electrons
and holes E are horizontal in the space charge region
FN FF
Under such condition, the electron and hole densities can be
written as:
If we define
The carrier densities can be written as
The Poisson'j equation under illumination has then the same form










The space charge density under illumination becomes
It is not difficult to show that
where CjJ is the injection factor determined by the fractional
increase in electron densityAnand the fractional increase in
hole density Ap
From equation 3-20 we can see that the signs of cO and u are
always opposite, i.e. the effect of illumination always reduces
the effective bulk potential u.
33.3 The surface photovcltage
If the charge on the metal gate remains constant during
an injection pulse (this may be done by making the gate circuit
time constant much larger than the light pulse period), the total
charge in the space charge region, the surface states and the
oxide traps will be constant, i.e.
If the fast surface state density is low so that AQpQsc and if
the carriers are injected at a rate( about 70 Hz) fast
compared to the oside trap time constant C1 second) the space






Under low-level injection so that
we have
Equation 3.23 predicts the existence of a surface-photovoltage
SPV which is defined as the change in surface potential under
illumination. 1
From equations 32» we see that the surface-photovoltage is a
function of u, 00 and v. If u and cO are fixed the value of the
surface-photovoltage will be determined by the surface potential.
Therefore, a measure of the surface-photovoltage will give us
the surface potential.
3.3.4 Determination of surface potential from surface-photovoltage
Solving equation 323 for the difference( v- v) kTe
(9)
involves graphical techniques and is a tedious matter.
The purpose of our experiment is to determine the surface potential
from surface-photovoltage measurements. Therefore what we actually
need is an explicit functional relationship expressing vg as a
function of SPV or some graphs of v versus SPV so that we can
find the value of v from the experimentally determined value of
SPV. to obtain such relationship, some approximations may be used.
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Fig 5.4 The value of lU+cl for different injection
levels.
levels and different injection conditions. From the figure,
we find that for silicon samples with reasonable doping the
value of |v is usually large. Under this condition,
we find that for both p-type and n-type samples in depletior
or in inversion withlVsl? 1,, Appendix 1)
For 11 and for accumulation surfaces, the magnituderail-
the surface-photovoltage is practically zero.
The curves of|v J versus |SPVrepresented by equation 325
are plotted in Fig. 35
These curves show an interesting property thai
SPV— 2 cO as v oO
This asymptotic behaviour suggests a very convenient way of
determining the injection factor. The value ofOmay be
obtained by biasing the sample into strong inversion so that
under this condition the surface-photovoltage will take on its
saturating value 2 and is independent of v„•
3.35 Evaluation of Trapped charge density from surface-
photovoltage measurement
In our experiment, the gate voltage is kept constant.
The equation for the MOS capacitor system at any time is given
urvfc-(£)iwj« eyt)+ ej+ 3.26
In this equation, the effect of work function difference and






Fig 5»5 Dependence of surface photovoltage on the
surface potential.
At time t=0, light is assumed to be applied to the system. If
the variation in the trapped charge density4is measured from
a time t( about 3 to 5 sec) much larger than the fast surface
state life time( 0.1 sec), the fast surface states will have
their steady state occupancy in [the initial period( o-tQ) and
any subsequent variation in charge density would be a result of
the slow trapping effect. Hence for time ttQ, we have
.3.27
For semiconductor surfaces biased in depletion or in weak
inversion, ve have_.
3.2 8
In this equation the upper sign is used for positive v while
the lower sign is used for negative v
For small variations in surface potential, or n-type depletion
or inversion surfaces can be calculated as
3.29
Equation 3.23 together with equation 3-27 or 3.29 allows us
to estimate the variation in trapped charge density at any time
after the onset of the light pulse.
3.4 Sensitivity of the method
The sensitivity of this method relies on the capability
to detect small variations in'surface potential by the surface-
photovoltage method. For small variations in surface-photovoltage
(and hence small variations in surface potential), equation 3.23
nay be expanded as
3.30
v; here Aspyis the fractional variation in surface phot a volt age.
Hence equation 329 can be expressed as
3.31
Equation 3.31 determines the percentage variation in surface
photovoltage magnitude resulted from a variation in trapped
charge density.
For ordinary recording system, a 5% variation in
voltage level can easily be detected. If we assume 31 is
the smallest detectable variation in surface-photo1voltage
magnitude, the corresponding minimum detectable variation in
trapped charge density can be calculated from 331. This minimum
detectable value depends on both the surface potential andi
the surface photovoltage SPV. In other words, it is a function
of the injection level and the biasing condition For a 3%
resolution system the mini.TTHin? detectable variation in trapped
charge density AQjrepresented by equation 331£?
different values of the surface potential and different
injection levels are plotted in Fig. 3-6- From Fig.36 we
can see that the sensitivity is higher for smaller injection
levels. This is understandable since Ay is an increasing
function of the surface-photovoltage S?V while the
surface-photovoltage is an indreasing function of the
injection level.
This increase in sensitivity at low injection levels
is actually traded off by a reduction in surface-photovoltage
magnitude. Since it is well known that noise and drift
played an important role at low signal level measurements,
special attention has to be paid to these factors.
To obtain an idea of the voltage levels we are
dealing with, contours of constant surface-photovoltage
represented by dotted lines are mapped on the diag. of Fig 36
With these curves, a correlation between the surface-photovoltage
magnitude and the minimum detectable charge variation can be
found. For example, if we are studying the sample at an injection
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of 5x10 cm with a 5% resolution system, then the surface-
photovoltage magnitudes vie should study are those below the
horizontal line defined by AQie= 5X10 cm. This implies the
surface-photovoltage measurements are restricted for those
surface-photovoltage with magnitudes less than 1 kTe. For
recording system with resolution better than 5% the minimum
detectable variation in trapped charge density can be smaller.
The recorder used in this experiment has 1% resolution. The
minimum detectable variation in trapped charge density would be
one fifth of the value indicated on diagram 3.6.
The magnitude of the surface-photovoltage measured in
this experiment were above 0.1 kTe. Since phase sensitive
detector system is incorporated in our set up, this signal level
Among
can be easily detected. noises come from temperature drift,
stray light, preamplifier, improper shielding and possibly some
other sources, the single most significant factor that may
limit the sensitivity of our method is the temperature variation
of the sample. Owing to the variation of room temperature and
the heating effect of the light bulb, a small variation in sample
temperature is usually inevitable. Since most of the semiconductor
parameters are strongly dependent on temperature, a drift in the
sample temperature will result in a slow variation in the surface
potential. This effect is very similar to the drift effect as
caused by trapping though its nature is entirely different.
The effect of temperature variation on the measurement will be
considered in the next section.
3-5 Effect of temperature variations on the sensitivity ox
the measurement
Since we might have the danger of misintrepreting the
variation in surface-photovoltage due to thermal drift as an
effect of trapping, the effect of temperature variations on
our measurement will be estimated in this section. The parameters
such as cO, u, L are all temperature sensitive through the
temperature dependence of n.. The temperature dependence of
(15)
n. has been obtained by Conwell as
3-32
3.33
By expanding the equations for u( eq. 333)? (eqn. 3-2°)
and eqn. 3.25 and 3.29 for small variationin temperature, the
following equation can be obtained.
3.34
In calculating equation 3-34? have assumed that the trapped
charge is constant, This variation in surface potential S merglj
an effect of thermal drift. Equation 3.34 measures the
variation in surface potential caused by a small temperature
fluctuationAT. If this variation in surface potential is
misinterpreted as a result of the trapping effect, the amount of
misinterpreted trapped charge can be calculated by combining
ecus and .29
3.35
The value of|0Tof equation 335 for different values of surface
potential and for different temperatures are; plotted in Fig 37
The fluctuation in temperature used in the calculation is 0.1° C
as this is the worst case temperature drift in our measurements.
In the graph s used instead so that the vertical
axis measures the number of electrons (or holes)trapped per cm
The graph shows a 0.1 C temperature Variation is misinterpreted
7 -2
as a charge variation of the order of 10 cm Therefore, if
0.1° C is the worst case temperature drift in the measurement
7 -2
period the resoltuion of charge variation will be 2.710 cm
7 -2
for room temperature measurements and 2C10 cm for high











Fig 3.7 The misinterpreted charge variation for different
surface potential and different temperatures.
IV• Experimental Techniques and Results
Zf.l Experimental Techniques
In these experiments MOS capacitors with semi-transparent
aluminium gate as shown in Fig. Z.l were used. The samples
responsible for the data of thesd experiments were n-type
Si-SiO structures having resistivities of O.lj.5- 0.75 ohm-cm.
The thickness of the oxide was about 2000 A. The gate of these
MOS capacitors consisted of two metal layers, a thin semi-
transparent aluminium layer for surface -photovoltage pick up
and a thick aluminium for electrode contact. With this
semi-transparent gate structure light was allowed to transmit
through the gate and generate hole-electron pairs in the
semiconductor space charge layer fceneath it. The surface
photovoltage resulted from the creation of excess carriers was
picked up by the gate electrode, and amplified by the phase-
locked system. In this experiment, the amplitude of the
surface-photovoltage was studied as a function of time for
different biasing conditions and for different temperatures. In
order to minimize Anviromental effects on the temperature of the
sample, the sample was enclosed in a metal box covered by thermal
insulator as shown in Fig.A'l• The metal box was also used as
an electrical shielding to minimize noise. The relatively large
aluminium back contact plates of the sample holder was used to










Fig 4,1 The Sample















Fig 4.2 The sample holder
Bias of the sample was achieved by connecting the gate
of the KOS capacitor through a high-value resistor to a stabilized
power supply. The value of this resistor P. was so chosen that
the time constant C 3R, where C was the insulator capacitance of
the KOS capacitor, was about 0.2 sec, a value much larger than
the light pulse duration time(7ms)• Under this condition the
charge on the metal gate remained practically constant in the
duration of the light pulse and condition (3.21) could be satis¬
fied.
In addition to the surface-photovoltage that can be picked
up by the gate electrode, there is always a Dember (9) potential
developed in -he bulk along the path leading to the back con-
tact. This Dember potential arises from the electric field that
is set up to equalize flow rates of holes and electrons diffusing
into the bulk from the surface. The magnitude of the Dember po¬
tential contribution is given by
where b is the ratio of electron to hole mobilities and pfa)
andy)are the resistivities of the semiconductor bulk in the bulk
in the dark and under illumination respectively.
This Dember potential is effectively in series with the
surface-photovoltage. Since the resistivity is a function of
the majority carrier density, its variation under low level
injection is practically small. The effect of Dember potential
is negligible.
The experimental set up used for studying the surface-
photovoltage is shown in fig. A3 he a.c. surfkce-photovolage
detected by the gate was fed to the electrometer and the phase-
sensitive detector system. The electrometer was used as a high
input impedance buffer while the phase-sensitive detector was
used to improve the sensitivity of the system.
The light sourse used was a 150 watt tungsten Halogen lamp
with built in reflector. A highly regulated power supply was
used for this light source so that constant intensity could be
maintained during the measurement. To prevent heating dffect
of illumination, a heat filter consisting of 6mm. CuSO, solution
was used. Measurement showed that in the worse case temperature
I
variation of the sample never exceeded 0.1°C in the measurement
period of 2 minutes.
It is shown in Appendix II that a non-ideal chopper would
cause a variation of jthe markspace ratio of the light pulse and
hence would cause some errors in surface-photovoltage measurement.
The chopper used in these experiments had a rotating sector of
12 in. diameter consisting of A teeth. The markspace ratio
was designed to be 1:1. With such large diameter chopping sector,
the variation in markspace ratio of the light pulse was found
to be less than 2%. The error caused by thechopper was thus
considered negligible.



























Fig 4.3 The experimental set-up.
capacilively to the input of the electrometer. Looses due to the
capacitive divider formed by the insulator capacitance and the
electrometer input capacitance would exist rfig. L.4). Calibration
of the surface-photovoltage was found to be neccessary. this 7as
done by feeding a squrare wave of known amplitude between the back
contact of the MOS capacitor and the ground (fig. h5). The
frequency and amplitude of the squareAused is about that of the
surface-photovoltage. The MOS capacitor was biased to strong
accumulation during the calibration so that the MOS capacitance
was that of the insulator capacitance. The calibration voltage
having amplitude (lOmV) much smaller than the biasing voltage
(few volts) would not modify the space-charge layer condition but
just courled through the insulator capacitance C to the input
of the electrometer. This gave an absolute calibration of the
surface-photovoltage•
To make the measurement independent of the effect of ion
motion in the oxide layer, overnight bias was applied to sample
before measurement was actually started. Tris long time biasing
allowed the ion drift in the oxide layer to reach steady state.
During the measurement, the gate voltage would not be varied and
the oxide field was held constant( despite the small variation
caused by the surface potentialas a result of the trapping effect)..
This resulted in a time-independent distribution of ions in the















Fig 4.5 Calibration of the surface-photo voltage.
Electro¬
meter
Vhen the ion drift In the oxide reached steady state, light
is applied to the sample. he amplitude of the surface-photo-
voltage Yas detected by the phase sensitivity system and its
time dependence vas recorded by the recorder.
To deduce the variation in trapped charge density from the
experimental data, important Parameters such as u,, OO, 0 must
be determined. The methods for determining these parameters
vill be described briefly here.
(i) determination of
The value of the bulk potential u may be determined either
by resistivity measurement or C-V measurement. In the first method,
resistivity of the sample was measured by four point probe and
the build potential was calculated from the equation
4.2
In the second method (14) The high frequency C-V curve
of the sample was first obtained. rhe doping concentration
for a n-type sample can he calculated from the equation
4.3
vhere 0= maximum capacitance from the C-V plot
C= minimum,?•
A= area of the capacitance
Once the value of nt)ni is determined, can be calculated
by eqn.(4«2).
(ii) Determination of CO
As we.mentioned in section C3-3-4), the value of surface-
photovoltage approaches tvice the value of cO as the surface potential
increases. The determination ofuOcan hence be done by observing
the saturation values of the surface-photovoltage SPV (pc 2 CO)
as the negative gate bias (for n-type sample) increases.
(iii) Determination of G
This was done by dividing the capacitance of the MOS
capacitor at strong accumulation by its gate area calculated
from its geometry.
4.2 Experimental Results
In these experiments, samples from three different wafers
have been studied. The typical results are presented here. Fig 4.6
shows the variation of surface-photovoltage magnitude with time
under different biasing conditions. It is seen that the effect
of trapping resulted in overshoots in these curves. Because
of the finite response time of the set up (about 2 sec.),
readings of the surface-photovoltage below 5 seconds after the
onset of the light pulses were discarded. For convenience the
variation in the amplitude of the surface-photovoltage and the
variation in the trapped charge density were measured with
respect to the value at t= 5 sec.
By using equations 35 and 39, the variation in trapped!
charge density ASLjwith time was deduced and plotted In Fig. 4.7
It is interesting to note that despite of the large difference


























Fla 4.(9 Variation of trapped charge density with time
The charge variation is measured from 5 sec. onward.












conditions, the trapped charge density deduced from the five
cases almost resembled the same curve on the diagram. This
shows that the trapping process is independent of the biasing
condition. The sign of the trapped charges Adeduced was found
to be positive. This indicates the charge trapped were holes
and not electrons. Owing to the difficulty in controlling the
sample temperature constant in a long measurement time, the
time interval for studying the trapping effect was limited to
about 2 minutes. Because of the short measuring period,the shape
of the drift instead of the magnitude (saturation value) of the
drift Yas studied. The variation of trapped charge density was
found to increase linearly with the logarithm of time. A typical
curve of 0yrersus log t of the five runs of experiments was
plotted in Fig. if.8. The graph shoved that the trapped charge
density increased with the logarithm of time except in the
initial period of drift. In the initial stage of drift, the rate
of increase in trapped charge density was found to be lov;er.
The linear characteristics of Gvs. log tt) allows us to estimate
the charge trapped in a fixed period more accurately. The
charge trapped or the charge transferred to the traps in
the period from 10 sec. to 120 sec. for different biasing conditions
were plotted in Fig. 9• Such a plot gives us a clearer
picture of the bias dependence of the trapping _process. The results
of Fig. A-9 shows that the trapping prodess is insensitive to
the surface potential.
Pig 4.8 Variation of trapped charge density with time.
(AQe versus logvt plot)
Surface potential V3
The charge variations are measured in the
period from 10 sec. to 120 see., after the
illumination is on.
Fig 4.9 Variation of trapped charge density measured
in a fired period with the surface potential.












The charge variations are measured in the
fixed period from 10 sec. to 120 sec..
QTe
(10cm.






The variation in trapped charge
density are measured from 3 sec










Fig. 4.11ca) Variation of trapped charge density














Tii e variat ion in trapped charge
density are measured from 3 sec
onward,; t- j- r--}-:• r~-'- j~:;_
s:::
Temperature-G3°0 j
Fig. 4.11 Variation of trapped charge density with
time at elevated temperatnre.
In order to see whether the charge transfer between the
oxide traps and the semiconductor surface space charge layer in
our experiment was due to tunnelling or thermal emission, the
temperature dependence of the trapping process was studied.
This v;as done by measuring the increase in trapped charge density
in a given period (10-120; seconds) for different temperatures.
The result is shown in Fig. If.10. The relative temperature
independence of the charge variation indicates that the charge
transfer process was tunnelling. Over the temperature range we have
studied, the logarithmic time dependence of the trapping process
was found to be well obeyed. Fig. 2f.ll shows the typical curves
of the trapping process at temperatures above room temperature.
Summary
(1) In this experiment, we have found that the trapping process
was insensitive to temperature and we conclude that the
carrier transfer wasfa funnelling process.
(2) The variation in trapped charge density was found to be
increasing linearly with the logarithm of time except in
the initial stage of drift. The initial rate of increase
in trapped charge was found to be smaller.
(3) The trapping process is independent of the surface biasing
conditions.
(If) The carriers trapped by the oxide levels were found to be
holes.
V. Discussions
5•1 Analysis of the experimental results
As we have seen from the last chapter, the lack of temperature
dependence of the trapping process strongly suggest the carrier
transfer mechanism is quantum-mechanical tunnelling. The slow
rate of drift reflects that the time constant of trapping is large.
This again agrees with the exponential decay of the capture
cross section into the oxide layer predicted by the tunnelling
theory of Heiman and Warfield. We therefore assume that the
carrier transfer mechanism is tunnelling. In this section, we
will consider a model based on the existence of a monoenergetic
trap level in the oxide layer to explain the phenomena we have
observed in experiments. In particular, the logarithmic
time dependence of the trapping process will be analysed.
5.1.1 Kinetic equations for the trapping process
Fig. 5.1a shows the band diagram of an n-type MOS sample
in depletion. A trap level mono-energetic with respect to the
conduction band of the oxide is assumed to exist in the oxide
layer. Before light is applied, the semiconductor space charge
layer is in equilibrium with the traps so that levels up to a
few kT units below the equilibrium Fermi level are totally filled.
The situation is shown in Fig. 5. lb.
When light is shown on the sample, excess hole-electron
pairs are generated by the incoming photons. The increase of
electron and hole densities in the space charge layer causes the
electron and hole Fermi levels in the semiconductor to split.
It can be easily shown that under low level injections, the
positions of the electron and hole quasi-Fermi levels at the
interface are
the surface electron and hole densities are
The situation at the semiconductor surface at the moment light
is turned on is shown in Fig, It is readilyseen from Fig 5
that the trapped charges are no longer in equilibrium with the
semiconductor space charge layer. Charge transfer between the
traps and the two bands will occur. The rate equations governing
(13)
the transfer process are,
The rate of increase in trapped electron or hole densities is
given by
To solve equation 5-9 f°r the variation in trapped charge density,













5,1 The MOS-C under equilibrium.










Fig 5.2 The condition of the
surface at the moment




are Ihe dominating rates, let us introduce the electron and hole
demarcation levels E, and E,
dn dp
An electron in a trap at the electron demarcation level E will
have equal probabilities of emission to tie conduction band and
to the valence band (i.e. r,= r). Similarly a hole in aDC
trap at the hole demarcation level will have equal probabilities
of emission to the valence band and to the conduction band.
(i.e r,= r)
d a
In terms of the electron demarcation level E,, the ratedn
of the two processes r, and r can be written as
b c
Therefore


















Pis 5.4 The values of n and p for different injection













A comparison of the positions of the trap levels with the
positions of the demarcation levels will give us ideas of which
of the two electron emission rates r ,r, and which of the two
c d
electron capture rates r ,r, are the dominating rates. To evaluate
a d
the positions of the demarcation levels, let us first evaluate
the values of in and p under practical conditions.
s s
The values of n and p for different injection conditions are
s s
shown in Fig. 5-A-a and 5«4b. From the curves we can see that
n« for semiconductor surfaces in inversion and depletion,
s s
Hence we concluded that
If equal capture cross-sections and are assumed, the
position of the hole demarcation level can he calculated from
equations 5-3, 3.f and 5.11
The separation between the electron Fermi nevel and the hole
demarcation level can be calculated by combining equations
5.1, 5.2, 3.17
Based on relations 313, 316 and equation 518, the relative
positions of the levels E, Ep, E, E are shown in Fig
5-5a and 3-5 b. The case of Fig. 5.3a corresponds to a surface
in weak inversion while case of Fig. 5.3b corresponds to a surface
of depletion and weak inversion (near intrinsic).
Fig,5.5 Relative positions of EE, E and E.
Figure 5.5(a) corresponds to the case of weak
inversion and fig.5.5(h) corresponds to tne
case df depletion and weak inversion (near
intrinsic)..
0 1 f 0 1 f
5.5 (c) Occupation of traps after long time illumination.
For the case as shown in Fig. 5.5a, trap levels Ex initially
filled between E_ and is now under the condition
dp dn i 1ne rae equation for these traps becones
Similarly, for the case of Fig. 5.5b the rate equations for
the trap levels initially filled between E and Eare
F FP
We will also expect that if steady state is-reached, the
traps initially filled between E and E are eventually all
emptied for both cases of fig.j5.5a and 55b. The situation
for steady state is shown j in Fig.Jjpc.
512 The trapping process
As we have mentioned in the beginning of this chapter, the
mechanism of charge transfer between the semiconductor and the
insulator was found to be tunnelling. Because of the tunnelling
mechanism the capture cross-secion (T decreases exponentially into
the oxide. (Jf X)= UfO) gxp (-CX)!
where
is a constant depending on the barrier height w and the effective
mass of the carrier.. Because the capture cross-section decays
exponentially1'into the oxide, the traps closest to the interface
will have the smallest life time. Therefore, we can assume that
during the trap emptying process, electrons closest to the interface
will escape first. The equations governing the initial period
of trap emptying will be equations (519) or (5.22). These
equations may be solved by putting n.= f, p. 5P N, (l-i)
Solving equation 523 subject to the initial condition t=0,
p.=0, we obtain
Defining an equivalent distance
The equation for p. becomes
The distribution of p is as shown in Fig. 5.6a and 5.6b. Th~e~
case of Fig. 5.6a corresponds to a trap level above the quasi-
hole Fermi level and the case of Fig. 5«6b corresponding to a
trap level below the quasi-hole Fermi level. Because of the
exponential dependence of on, the value of p rapidly
increases to for Et efp Because of a abrupt nature of
the pseudo-Fermi functional -jexpf-exp-«( X XK]} j 7
P drops rapidly to zero for xxm. The abrupt rising ana
falling edges of the distribution allows us to approximate the
total charge trapped by a rectangular distribution as shown
by the dotted lines in Fig. 5.6a and 5.6b. Hence for a given
time t, the total charge trapped will be
filled
holes





Fig 5.6(b) A trap level below the quasi-hole Fermi level.
(i) for the case of Fig. 5.6a
(ii) for the case of Fig. 5-6b
Equations 527 and 528 contain unknown parameters such as (TpCo;
which are difficult to be determined. However, if the
trapped charge variations are measured with respect to some
fixed time as what we have done in our experiment, then both
equations 527 and 528 are reduced to the simple unique relation
From a fixed value of t, the trapped charge density p, is
found to be increasing with the logarithmfc with time. Eqn. 5»2$
actually governs the variation of the trapped charge density for
an inversion surface and for the initial drift period of a
depletion surface. For a depletion surface, the variation in
trapped charge density after some initial period will follow




We can see that equation 5»3i and 5«23 are identical. As time
proceeds, the equation governing the trapping process will then
be switched to equation (5.20)
l i
The condition EfEpEfp implies
Hence equation 532 and equation 523 are equivalent in the
region E.E. Therefore ve conclude that the trap emptying
processes described by equations (5-20), (521), (5«23)
for depletion surfaces actually result in the same rate
equation and hence the same solution. The equation 529 is then
the unique equation which governs the trapping processes for
both inverted and depleted surfaces.
In the previous discussion, the MOS capacitor is assumed
to be illuminated continuously. In our experiment, the light
is actually chopped Such on and off illumination may cause
complications. We would expect that the traps will loss electrons
(or capture holes) during the light-on period and retrap
electrons (or emit holes) during the light-off period. The
observed increase in trapped charge density would be the net increase! !
in charge over many cycles.
The rate of re-trapping of electrons during the light-off
period is given by
he solution is
Before saturation occurs, ie. E,S„ we have n«n and
t F is -1'- s
The maximum distance of electron re-trapping; x can be defined in
a similar way as x
m
m
The condition p n n implies x x The rate of electron
s s s m e
re-trapping is smaller than the rate of electron emptying (or
hole trapping). The net effect will exhibit a hole trapping
phenomena. The effect of electron re-trapping during the light
inaverage
off period will j reduce the zate of hole trapping defined
by equation 529. If the traps are filled up to a level of
a few kT above ,i.e. E we have his relation
together with the condition pn', impliesS S
Hence the effect of electron re-trapping is negligible for
traps at a few kT units above. The net rate of increase
in trapped holes is then described by equation 5«29. The
effect of electron re-trapping during the light off period
explains the slower rate of increase in trapped holes during the
initial period as observed in the experiment. Equations 5.29
shows that the trapping rate depends on TS and oC constant S
independent of biasing conditions. This explains why the
trapping process is not affected by.
The value of cC is (referring to section 23)
The value of N, can be estimated from the experimental data
N.= 1. I 10 cm mean value for Sample A
N= 0.6 XlCT' cm mean value for sample B
5»2 Conclusions
In this chapter, a model based on a mono-energetic
trap level in the oxide layer is used to calculate the
effect of trapping under illumination. Though this model is
highly idealized, it explains the observed phenomena rather well.
In the calculation, it has been found that the trapped charge
variation obeys the simple law
This equation explains the logarithmic time dependence of
the trapping process. The slower rate of increase in trapped
holes during the initial period is found to be an effect of
electron re-trapping during the light off period. Since
andX. are constants, it is clear from equation 5.29 that
the trapping process is independent of bias.
VI. Conclusion
In this project, a surface photovoltage method for studying
the trapping instability in MOS devices has been Investigated.
Basically, this method uses optical injection to set up a
non-equilibrium condition between the oxide -traps and the
semiconductor space charge region. The subsequent readjustment
of oxide trap charges for a new equilibrium condition is
resulted in a slow drift in the surface potential. The surface
photovoltage, a biproduct of the injection, is found to be a
sensitive function of the surface potential. In the experiment
the change in surface potential is determined by surface)
photovoltage measurements.
The advantage of the method is twofold. Firstly, the non-
equilibrium condition is established by optical injection
and not electrical means. The gate bias of the MOS capacitor
can be maintained constant throughout the experiment. Under
this condition, the ions in the oxide will be stationary. The
result of our experiment will not be affected by the ions in
the oxide. Secondly, it is the time dependent amplitude of the
a.c. surface-photovoltage which gives us the information of
trapping. Therefore, the method is actually a modulation method.
This allows equipment noise and drift to be minimized, and is
a convenient method for accessing the long term drift in
MOS devices.
In this project, the necessary equations for deducing
the trapped charge variation from the surface-photovoltage
measurements was developed-. A method for establishing the
minority carrier injection factor has been discussed, The
sensitivity of this method was also considered. It was found
that if the sample temperature can be controlled to within 0.1°C,
the minimum resolution in charge variation of this method was
7 2
about310 electroncm
In the experiment, samples of thermal grown oxide have
been studied. It was found that the charge trapped.in the a
period from 10 second to 120 seconds is of the order of 10
electroncm. Such small charge variation shows that the
drift in flOS devices caused by trapping is small. This charge
variation would cause a shift of the flatband voltage of the
order of 0.01 volt in the C-V curve. Such a shift!is insignificant.
In this project, we were focussedjon the characteristics
of the trapping process rather than than the saturating effects.
It has been found that the trapped charge varied logarithmically
with time. Such characteristic was;not affected by both
temperature and bias. The temperature independence of the
trapping process strongly suggested that the charge transfer
mechanism is tunnelling. By considering a model of a mono-
energetic trap level in the oxide and applying the tunnelling
theory of Heiman and Warfield to the problem, the logarithmic
nature of the trapping process is successfully explained.
Though in MOS devices, the insulator trapping effect is
fourid to be insignificant, its effect may be drastic in other MIS
devices.. An understanding of the trapping process is of
fundamental interest in MIS devices studies and should
receive our attention.
Appendix 1 Dependence of surf ace-photo voltage 011 surface
potential
For silicon samples with reasonable doping, the valuej U,tbud|
is usually large under low-level injection conditions (refer to
section 3.3.4) For n-type samples, the following approximations
may be used.
For a depleted or inverted surface such that
The condition
implies




By consideringthe proper signs ofjthe parameters, equation A3
can be rewritten as
Equation is a general equation for both n-type and p-type
substrates.
Appendix II Error caused by imperfect chopper
Fig. 1 shows the light source for the chopper system.
Owing to the finite dimension of the filament and the limited
area of the ellipsoidal reflector, the focussed light spot is
never an ideal point source. The finite area of such light
source would result in a variation of the mark space ratio
of the chopped light pulse. The effect is discussed in this
Appendix. Consider a chopper with a rotating sector of radius
P. and consisting of N teeth. (N= A for our example). The
waveform of the chopped light pulse would be that as shown in
Fig. 2. In the graph, the rising and falling edges are
approximated by straight lines. The actual shape of these
edges would depend on the light source characteristics. In
practice it is often found that the light intensity is higher
at the centre of the focussed light spot. This non-uniform
distribution of intensity would result in a steeper rising
and falling edges of the waveform. Ths effect is shown by the
dotted lines in Fig. 2. Thus an increase in the Markspace
ratio of the chopped light is observed. lo illustrate the
effect of an imperfect chopper on the surface photovoltage
some oscillograms of the surface photovoltage as illuminated
by an imperfect chopper is shown in Fig. 3. From these
photographs, we can see that unless the light source dimension
a is small compared with the arc length£ of a chopper tooth,
distortion in the waveform will be resulted.
In this experiment, the synchronous gate signal is provided
by a photo-transistor detector. Owing to the sharp response
angle of the photo-transistor, the reference signal is a clear
square wave of 1:1 mark space ratio. When this sychronous signal
is used to gate the PS.D system. The output of the P.S.D. will
be affected by the non-symmetry of the input signal waveform
(refer to fig. V) Hence error will result in the measurement.
In this experiment, the rotating sector used is large
(12 inch diameter). The variation in markspace ratio due to
the finite source area is estimated to be less than 2%. The














fig. 2 Waveform of the chopped light pulse




A slit of Jin. is
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Effect of the imperfect chopper on the waveform of
the surface-photovoltage
For signal waveform of mark space 'ratio= 1 ;1, the
average PSD output voltage V= V 2.
For signal of mark space ratio larger than unity,the
average PSD output voltage V is smaller than t7q2.
Hence the output voltage is reduced by the increase of
the mark space ratio of the signal waveform.
4 Reduction in PSD output voltage caused by the
increase of waveform mark space ratio.
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